Table of Contents
Revision History ....................................................................... i-1
Table of Contents.......................................................................... ii-1
Chapter 1 System Overview.............................................................. 1-1
1.1 Multi-Site System Architecture.......................................................1-2
1.1.1 Test Site Block Diagram............................................................. 1-3
1.1.2 Pin Electronics (PE) Block Diagram................................................. 1-4
1.1.3 APG Address Generator Block Diagram........................................... 1-5
1.1.4 APG Data Generator Block Diagram ................................................ 1-6
Chapter 2 Test Programming ............................................................ 2-1
2.1 Software Architecture Overview.....................................................2-2
2.1.1 Test Program Overview ........................................................... 2-2
2.1.2 Test Program Wizards .............................................................. 2-3
2.1.2.1 Test Program Wizard Files ................................................. 2-3
2.1.3 Program Loading and Execution Order ............................................. 2-6
2.1.4 Program Un-Loading and Execution Order....................................... 2-7
2.1.5 Program Working Directory .................................................. 2-9
2.2 Test System Macros ............................................................2-9
2.2.1 Macro Syntax................................................................. 2-9
2.3 Specifying Units..................................................................2-11
2.3.1 Default Units............................................................... 2-12
2.4 Special Data Types...........................................................2-14
2.4.1 __int64 ........................................................................ 2-14
2.5 output(), warning(), fatal(), vFormat() ..........................................2-15
2.5.0.1 Redirecting Output Messages ........................................... 2-16
2.6 Configuring the Tester to the DUT ...............................................2-22
2.6.1 DUT Board Connection Considerations .......................................... 2-22
2.6.2 Pin Assignment Table................................................................ 2-22
2.6.3 Pin Lists ........................................................................... 2-27
2.6.3.1 Single-pin Pin Lists........................................................... 2-312.6.3.2 pin_info() .......................................................................... 2-32
2.6.3.3 all_dps() ......................................................................... 2-37
2.6.3.4 no_dps() ............................................................................ 2-38
2.6.3.5 pinlist_create(), pinlist_destroy()...................................... 2-39
2.6.4 PE Board List......................................................................... 2-41
2.6.4.1 board_info() ...................................................................... 2-44
2.6.5 Analog Voltage Source Pin Lists..................................................... 2-46
2.6.6 ATC Board Lists ....................................................................... 2-48
2.6.7 Pin Scramble Maps ................................................................ 2-50
2.6.7.1 Default Pin Scramble Map................................................ 2-57
2.6.8 VIHH Maps............................................................................ 2-61
2.7 Program Flow Control.................................................................. 2-65
2.7.1 Overview.............................................................................. 2-65
2.7.2 Execution Context API Functions ................................................... 2-68
2.7.3 Configuration Macros ................................................................. 2-70
2.7.3.1 Single Resource Types...................................................... 2-72
2.7.3.2 Single Resource Runtime Selection.................................. 2-73
2.7.4 Host Begin Block................................................................... 2-76
2.7.4.1 Host Waiting for Site to Load........................................... 2-77
2.7.5 Host End Block.............................................................. 2-78
2.7.6 Site Begin Block .............................................................. 2-78
2.7.7 Site End Block .................................................................... 2-80
2.7.8 Tool Begin Block................................................................ 2-81
2.7.9 Tool End Block.................................................................... 2-82
2.7.10 Initialization Hook .......................................................... 2-83
2.7.11 Sequence and Binning Table ........................................................... 2-84
2.7.11.1 Sequence & Binning Table Creation ................................ 2-85
2.7.11.2 Sequence & Binning Test Flow........................................ 2-87
2.7.11.3 Parallel Test Examples...................................................... 2-97
2.7.11.4 Multiple Sequence & Binning Tables............................... 2-99
2.7.11.5 Modifying Sequence & Binning Tables ......................... 2-101
2.7.12 Binning...................................................................... 2-102
2.7.12.1 Test Bins ................................................................. 2-102
2.7.12.2 Test Bin Groups .............................................................. 2-104
2.7.12.3 Test Bin API Functions................................................... 2-106
2.7.12.4 Test Bin Group API Functions ....................................... 2-107
2.7.12.5 Summary Display ........................................................... 2-108
2.7.13 Test Blocks ................................................................... 2-110
2.7.13.1 Test Block Integer Return Values................................... 2-111
2.7.13.2 BEFORE_TESTING_BLOCK....................................... 2-112
…………………… …………
具体参数指标请下载参考:
nextest_ProgManual.part01.rar
nextest_ProgManual.part02.rar
nextest_ProgManual.part03.rar
nextest_ProgManual.part04.rar
nextest_ProgManual.part05.rar
nextest_ProgManual.part06.rar
nextest_ProgManual.part07.rar
nextest_Maverick-II.rar
|